



MANIPAL INSTITUTE OF TECHNOLOGY

MANIPAL

(A constituent unit of MAHE, Manipal)

SCHOOL OF ELECTRICAL ENGINEERING

B. Tech. in ELECTRONICS ENGINEERING (VLSI DESIGN AND TECHNOLOGY)

TIMETABLE: JAN - MAY 2026

Semester & Section: **IV VLSI & A**

Lecture Hall: AB2 104

FPGA LAB- Computer Lab-1

Effective from: **January 03, 2026**

VLSID LAB- Analog & Digital IC Design Lab

	08.00 - 09.00	09.00 - 10.00	10.00 - 10.30	10.30 - 11.30	11.30 - 12.30	12.30 - 01.00	01.00 - 02.00	02.00 - 03.00	03.00 - 03.30	03.30 - 04.30
MON		---			Lunch Break		POSD	EM-IV	Break	VLSI
TUE	COA	FPGA	Break	DSP	POSD	Lunch Break		(2 – 4:30) FPGA Lab A1 (CSR, BM) / VLSID Lab A2 (PM, AKG)		
WED		(9 – 11:30) FPGA Lab A3 (CSR, BM)			Lunch Break		VLSI	COA	Break	FPGA
THU	DSP	POSD	Break	EM-IV	VLSI	Lunch Break		---		
FRI		(9 – 11:30) FPGA Lab A2 (CSR, PMP) / VLSID Lab A1 (PM, AKG, AD)			Lunch Break		----	DSP	Break	POSD
SAT	EM-IV	VLSI	Break	COA	FPGA	Lunch Break		(2 – 4:30) VLSID Lab A3 (AKG, AD)		

Course	Course Code	Course Name	Name of the Faculty with Initials
EM-IV	MAT 2227	Engineering Mathematics – IV (3)	Dr.K.Laxmidevi (KLD)
POSD	ECE 2226	Physics of Semiconductor Devices (4)	Dr. Gouri Syamala Rao Mullapudi (GSR)

Dean
School of Electrical Engineering



MANIPAL INSTITUTE OF TECHNOLOGY

MANIPAL

(A constituent unit of MAHE, Manipal)

SCHOOL OF ELECTRICAL ENGINEERING

B. Tech. in ELECTRONICS ENGINEERING (VLSI DESIGN AND TECHNOLOGY)

TIMETABLE: JAN - MAY 2026

VLSI	ECE 2221	VLSI design (4)	Dr. Shailendra Kumar Tiwari (SKT)
COA	ECE 2228	Computer organization and architecture (3)	Mr. Vijay S.R (SRV)
FPGA	ECE 2229	FPGA based system design using Verilog (3)	Dr. Amit Kumar Goyal (AKG)
DSP	ECE 2222	Digital Signal Processing (3)	Dr. Ujjwal Verma (UV)
FPGA LAB	ECE 2243	FPGA based system design using Verilog Lab (3)	Dr.C.Sivananda Reddy (CSR), Dr. Bhavanari Mallikarjun (BM)
VLSID LAB	ECE 2244	VLSI design Lab (3)	Dr. Pramod Martha (PM), Dr. Amit Kumar Goyal (AKG)

Dean
School of Electrical Engineering